

## CLAIMS

What is claimed is:

- 1 1. A computer system comprising:  
2 a central processing unit (CPU); and  
3 a cache memory, coupled to the CPU, having a plurality of compressible  
4 cache lines to store additional data.
- 1 2. The computer system of claim 1 wherein the computer system further  
2 comprises a cache controller to perform lookup operations of the cache memory.
- 1 3. The computer system of claim 1 wherein the cache controller is included  
2 within the CPU.
- 1 4. The computer system of claim 2 wherein the cache controller comprises an  
2 array of tags corresponding to each of the plurality of cache lines, each tag  
3 having one or more compression encoding bits indicating whether a  
4 corresponding cache line is compressed.
- 1 5. The computer system of claim 4 wherein a single cache line stores two or  
2 more cache lines if the corresponding compression bit indicates that the line is  
3 compressed.
- 1 6. The computer system of claim 4 wherein each tag includes one or more  
2 companion encoding bits indicating which companion lines are stored in a

3 common cache set.

1 7. The computer system of claim 5 wherein the companion lines are adjacent  
2 memory lines.

1 8. The computer system of claim 4 wherein the companion encoding bits  
2 used as a compression format bit to select between different compression  
3 algorithms.

4 9. The computer system of claim 4 wherein the companion encoding bits  
5 used to encode the ordering of companion lines in the compressed line.

1 10. The computer system of claim 6 wherein the cache controller further  
2 comprises set and way selection logic to select a cache line.

1 11. The computer system of claim 10 wherein the set and way selection logic  
2 comprises tag comparison logic to compare a cache line address to tags in the  
3 arrays of tags.

1 12. The computer system of claim 11 wherein the tag comparison logic  
2 ignores the one or more companion encoding bits within the address if the one or  
3 more compression encoding bits indicate that the cache line is compressed.

1 13. The computer system of claim 11 wherein the tag comparison logic  
2 compares the one or more companion bits within the address with the one or

3 more companion encoding bits within the tag if the compression encoding bits  
4 indicate that the cache line is not compressed.

1 14. The computer system of claim 10 wherein the cache controller further  
2 comprises compression logic to compress a cache line.

1 15. The computer system of claim 14 wherein the compression logic  
2 compresses cache lines via a dictionary based compression algorithm.

1 16. The computer system of claim 14 wherein the compression logic  
2 compresses cache lines via a sign-bit compression algorithm.

1 17. The computer system of claim 14 wherein the compression logic  
2 determines when a cache line is to be compressed.

1 18. The computer system of claim 17 wherein the compression logic  
2 compresses a cache line based upon opportunistic compression.

1 19. The computer system of claim 17 wherein the compression logic  
2 compresses a cache line based upon prefetch compression.

1 20. The computer system of claim 17 wherein the compression logic  
2 compresses a cache line based upon victim compression.

1 21. The computer system of claim 14 wherein the cache controller further

2 comprises byte selection logic to select addressed datum within a cache line.

1 22. The computer system of claim 21 wherein the byte selection logic

2 comprises:

3 a decompressor to decompress a selected cache line;

4 an input multiplexer to select between a decompressed cache line and an

5 un-decompressed cache line; and

6 an output multiplexer to select between companion lines in the

7 uncompressed cache line.

1 23. A cache controller comprising:

2 compression logic to compress lines within a cache memory device; and

3 set and way logic to select cache lines.

1 24. The cache controller of claim 23 further comprising an array of tags

2 corresponding to each of the cache lines, each tag having one or more

3 compression encoding bits indicating whether a corresponding cache line is

4 compressed.

1 25. The cache controller of claim 24 wherein a single cache line stores two or

2 more cache lines if the corresponding compression bit indicates that the line is

3 compressed.

1 26. The cache controller of claim 24 wherein each tag includes one or more  
2 companion encoding bits indicating which companion lines are stored in a  
3 common cache set.

1 27. The cache controller of claim 26 wherein the set and way selection logic  
2 comprises tag comparison logic to compare a cache line address to tags in the  
3 arrays of tags.

1 28. The cache controller of claim 27 wherein the tag comparison logic ignores  
2 the one or more companion encoding bits within the address if the one or more  
3 compression encoding bits indicate that the cache line is compressed.

1 29. The cache controller of claim 28 wherein the tag comparison logic  
2 compares the one or more companion bits within the address with the one or  
3 more companion encoding bits within the tag if the compression encoding bits  
4 indicates that the cache line is not compressed.

1 30. The cache controller of claim 23 wherein the compression logic  
2 compresses cache lines via a dictionary based compression algorithm.

1 31. The cache controller of claim 23 wherein the compression logic  
2 compresses cache lines via a sign-bit compression algorithm.

1 32. The cache controller of claim 23 wherein the compression logic determines

2 when a cache line is to be compressed.

1 33. The cache controller of claim 23 wherein the cache controller further  
2 comprises byte selection logic to select addressed datum within a cache line.

1 34. The cache controller of claim 33 wherein the byte selection logic  
2 comprises:

3 a decompressor to decompress a selected cache line;

4 an input multiplexer to select between a decompressed cache line and an  
5 un-decompressed cache line; and

6 an output multiplexer to select between companion lines in the  
7 uncompressed cache line.

1 35. A method comprising:

2 determining if a first cache line within a cache memory device is to be  
3 compressed; and

4 compressing the first cache line.

1 36. The method of claim 35 wherein compressing the first cache line  
2 comprises storing data from a second cache line within the first cache line.

1 37. The method of claim 35 further comprising analyzing a tag associated  
2 with the first cache line in a tag array to determine if the first cache line is

3 compressed.

1 38. The method of claim 37 further comprising analyzing one or more  
2 companion encoding bits if the first cache line is not compressed.

1 39. The method of claim 38 further comprising disregarding the one or more  
2 companion encoding bits if the first cache line is compressed.

1 40. The method of claim 37 further comprising using the one or more  
2 companion encoding bits as a compression format bit to select between different  
3 compression algorithms if the first cache line is compressed.

4 41. The method of claim 37 further comprising using the one or more  
5 companion encoding bits to encode the ordering of companion lines in the first  
6 cache line if the first cache line is compressed.

1 42. A computer system comprising:  
2 a central processing unit (CPU);  
3 a cache memory, coupled to the CPU, having a plurality of compressible  
4 cache lines to store additional data;  
5 a chipset coupled to the CPU; and  
6 a main memory.

1 43. The computer system of claim 1 wherein the computer system further

2 comprises a cache controller to perform lookup operations of the cache memory.

1 44. The computer system of claim 1 wherein the cache controller is included  
2 within the CPU.

1 45. The computer system of claim 1 wherein the cache controller is included  
2 within the chipset.

1 46. The computer system of claim 43 wherein the cache controller comprises  
2 an array of tags corresponding to each of the plurality of cache lines, each tag  
3 having one or more compression encoding bits indicating whether a  
4 corresponding cache line is compressed.

1 47. The computer system of claim 46 wherein a single cache line stores two or  
2 more cache lines if the corresponding compression bit indicates that the line is  
3 compressed.